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Abstract— Many implementations for decoding LDPC codes
are based on the (normalized/offset) min-sum algorithm due
to its satisfactory performance and simplicity in operations.
Usually, each iteration of the min-sum algorithm contains two
scans, the horizontal scan and the vertical scan. This paper
presents a single-scan version of the min-sum algorithm to speed
up the decoding process. It can also reduce memory usage or
wiring because it only needs the addressing from check nodes
to variable nodes while the original min-sum algorithm requires
that addressing plus the addressing from variable nodes to check
nodes. To cut down memory usage or wiring further, another
version of the single-scan min-sum algorithm is presented where
the messages of the algorithm are represented by single bit values
instead of using fixed point ones. The software implementation
has shown that the single-scan min-sum algorithm is more than
twice as fast as the original min-sum algorithm.
I. INTRODUCTION
The sum-product algorithm [1], [2], also known as the
belief propagation algorithm [3], is the most powerful iter-
ative soft decoding algorithm for LDPC (low density parity
check) codes [4], [5], [6]. The normalized/offset min-sum
algorithm [7], [8], [9], [10] has demonstrated in [9], [10] as
a good approximation to the sum-product algorithm. It is a
parallel, iterative soft decoding algorithm for LDPC codes.
It is simpler in computation than the sum-product algorithm
because it uses only minimization and summation operations
instead of multiplication and summation operations used by
the latter. It is also simpler in computation than the sum-
product algorithm in the log domain because the latter uses
non-linear functions. For hardware/software implementations,
multiplication operations and non-linear functions are, in
general, more expensive than minimization and summation
operations.
Despite of its reduced complexity, we found out, in imple-
menting the normalized/offset min-sum algorithm for China’s
HDTV, that the min-sum algorithm is still expensive for hard-
ware/software implementations since two scans are required
by the algorithm at each iteration, and its convergence rate
is generally not satisfactory. The min-sum algorithm is also
not memory efficient. The temporary results of the algorithm
are stored in memory as fixed point values. The number of
values is proportional to the number of non-zero elements of
the parity check matrix of a LDPC code. They require large
circuit areas because the number of nonzero elements is not
small in practice. Manipulating those values also takes a lot
of system time and consumes much of system power at run-
time. We concluded that further simplification of the min-sum
algorithm is needed to suit the ever demanding requirements
of the next generation communication systems.
This paper presents two simplified versions of the min-
sum algorithm to increase its decoding speed and reduce the
requirement on memory usage. Those simplifications are based
on several obvious observations with some of them already
mentioned by other researcher [12]. However, no detail has
been offered in the previous literature in the form of algorithms
which can be directly used by engineers and practitioners in
the communication area. Furthermore, the advantage of the
simplifications is not neglectable because the simplified min-
sum algorithm more than doubles the decoding speed of the
standard min-sum algorithm in our software implementation
(in C language) for decoding the quasi-cyclic irregular LDPC
codes used for China’s HDTV, the irregular LDPC codes used
for European digital video broadcasting using satellites (DVB-
S2), and the regular/irregular LDPC codes from Dr. MacKay’s
website. The comparison is fair because both algorithms are
simple in operations and can be implemented in software in a
straightforward way without much room for further improve-
ment. Our HDTV research group at Tsinghua University has
benefited from the simplifications because we most often use
software simulations first to test the performance of different
LDPC codes for China’s HDTV which could be very time-
consuming and may take hours or even days running on fast
Intel-based desktop computers.
II. DEFINITIONS AND NOTATIONS
LDPC codes belong to a special class of linear block codes
whose parity check matrix H has a low density of ones.
LDPC codes were originally introduced by Gallager in his
thesis [4]. After the discovery of turbo codes in 1993 by Berrou
et al. [11], LDPC codes were rediscovered by Mackay and
Neal [5] in 1995. Both classes have excellent performances
in terms of error correction close to the Shannon limit. For
a binary LDPC code, H is a binary matrix with elements,
denoted as hmn in {0, 1}. Let the code word length be N ,
then H is a M ×N matrix, where M is the number of rows.
Each row Hi (1 ≤ i ≤M ) of H introduces one parity check
constraint on input data x = (x1, x2, . . . , xn), i.e.,
Hix
T = 0 mod 2.
So there are M constraints on x in total.
Let N (m) be the set of variable nodes that are included in
the m-th parity check constraint. Let M(n) be the set of check
nodes which contain the variable node n. N (m) \ n denotes
the set of variable nodes excluding node n that are included
in the m-th parity check constraint. M(n) \m stands for the
set of check nodes excluding the check node m which contain
the variable node n. The symbol ‘\’ denotes the set minus.
For an additive white Gaussian noise channel and a binary
modulation, let yn be the received data bit at position n,
yn = (−1)
xn + ξn ,
where ξn is the channel noise. The initial Log-likelihood ratio
(LLR) for the input data bit n, denoted as Z(0)n , is
Z(0)
n
≡ ln
p(xn = 0/yn)
p(xn = 1/yn)
= 2yn/σ
2 ,
where σ2 is the estimated variance of the channel noise. The
performance of the min-sum algorithm does not depend on the
channel estimate. We can, thus, set Z(0)n = yn in practice.
III. THE (NORMALIZED/OFFSET) MIN-SUM ALGORITHM
The standard min-sum algorithm [7], [8] for decoding
LDPC is a parallel, iterative soft decoding algorithm. At each
iteration, messages first are sent from the variable nodes to
the check nodes, called the horizontal scan. Then messages
are sent from the check nodes back to the variable nodes,
called the vertical scan. During each iteration, the a-posteriori
probability for each bit is also computed. A hard decoding
decision is made for each bit based on the probability, and
decoded bits are checked against all parity check constraints
to see if they are a valid codeword.
At iteration k, let Z(k)n be the posteriori LLR for the input
data bit n. Let Z(k)mn denote the message sent from variable
node n to check node m. Z(k)mn is the log-likelihood ratio that
the n-th bit of the input data x has the value 0 versus 1, given
the information obtained via the check nodes other than check
node m. Let L(k)mn denote the message sent from check node
m to variable node n. L(k)mn is the log-likelihood ratio that the
check node m is satisfied when the input data bit n is fixed to
value 0 versus value 1 and the other bits are independent with
log-likelihood ratios Z
mn
′ , n
′
∈ N (m) \ n. The pseudo-code
for the min-sum algorithm is given as follows.
Initialization : For n ∈ {1, 2, . . . , N},
Z(0)mn = Z
(0)
n , for m ∈ M(n).
Iteration
1) Horizontal scan (check node update rule) :
For each m and each n ∈ N (m),
L(k)
mn
=
∏
n
′∈N (m)\n
sgn(Z(k−1)
mn
′ ) · min
n
′∈N (m)\n
|Z
(k−1)
mn
′ |
(1)
2) Vertical scan (variable node update rule) :
Z(k)mn = Z
(0)
n +
∑
m
′∈M(n)\m
L
(k)
m
′
n
. (2)
3) Decoding :
For each bit, compute its posteriori log-likelihood ratio
(LLR)
Z(k)n = Z
(0)
n +
∑
m
′∈M(n)
L
(k)
m
′
n
.
Then estimate the original codeword xˆ(k) as
xˆ(k)
n
=
{
0, if Z(k)n > 0;
1, otherwise;
for n = 1, 2, . . . , N .
If H (xˆ(k))T = 0 or the iteration number exceeds some
cap, stop the iteration and output xˆ(k) as the decoded
codeword.
One performance improvement to the above standard min-
sum algorithm is to multiply L(k)mn computed in (1) by a
positive constant λk smaller than 1, i.e.,
L(k)
mn
⇐ λkL
(k)
mn
,
The min-sum algorithm with such a modification is referred
to as the normalized min-sum algorithm [9], [10].
Another improvement to the standard min-sum algorithm,
is to reduce the reliability values L(k)mn computed in (1) by a
positive value βk, i.e.,
L(k)mn ⇐ max
(
L(k)mn − βk, 0
)
,
The min-sum algorithm with such a modification is referred to
as the offset min-sum algorithm [10]. The difference between
the standard min-sum algorithm and the normalized/offset one
is minor for software/hardware implementations.
IV. THE SINGLE-SCAN MIN-SUM ALGORITHM
It is very straightforward to rewrite the variable node update
rule (2) as
Z(k)
mn
= Z(k)
n
− L(k)
mn
.
If we have computed Z(k)n , the variable node message Z(k)mn can
be obtained from the check node message L(k)mn. Hence, we can
merge the horizontal scan and the vertical scan into a single
horizontal scan where only the check node messages L(k)mn are
computed directly from Z(k−1)n and L(k−1)mn . In summary, the
single-scan min-sum algorithm consists of the following major
steps.
Initialization : L(0)mn = 0.
Horizontal scan (check node update rule) :
Z(k)
n
= Z(0)
n
,
L(k)mn =
∏
n
′∈N (m)\n
sgn(Z(k−1)n − L
(k−1)
mn
′ )×
min
n
′∈N (m)\n
|Z(k−1)n − L
(k−1)
mn
′ | , (3)
Z(k)n + = L
(k)
mn .
Decoding : xˆ(k)n = 0, if Z(k)n > 0; xˆ(k)n = 1, otherwise.
Compared with the original double-scan min-sum algorithm,
the single-scan version could not only be possibly faster, but
also be more memory efficient. We can save memory by
storing Z(k)n s, which are of N items, instead of Z(k)mn, which
are of N ·dv (average variable node degree) items. For software
implementations, the single-scan version needs only to store
the addressing (indexing) from check nodes to variable nodes.
However, for the original version, both the addressing from
check nodes to variable nodes and the one from variable nodes
to check nodes are required. The single-scan version cuts down
the amount of memory used for addressing by half. Such
memory saving could be important if the min-sum algorithm
is implemented in next-generation wireless/mobile computing
devices where available memory could be very limited.
Could the memory saving be directly translated into the
saving of wiring for hardware implementations? It has been
found that our hardware implementation of the original min-
sum algorithm for decoding the LDPC codes used for China’s
HDTV takes a significant amount of circuit area (sometimes
50%) just for implementing the connections from the variable
nodes to the check nodes and the connections from the
check nodes to variable nodes. Since the simplified min-sum
algorithm has only the horizontal scan, the circuit area could
be reduced if only the connections from the check nodes
to variable nodes are required. We are now at the stage of
verifying this statement in our lab.
V. FURTHER SIMPLIFICATION FOR THE SINGLE-SCAN
ALGORITHM
The original min-sum algorithm uses a lot of memory for
storing the variable node messages Z(k)mn and the check node
messages L(k)mn. Although we can use one memory cell to store
both Z(k)mn and L(k)mn, we still need
∑
n
|M(n)| memory cells
to store them, one for each non-zero element of the parity
check matrix H . This statement still holds for the single-scan
min-sum algorithm where only the check node messages L(k)mn
are stored.
If we use b bits (b = 6 ∼ 8 in practice) to store a value
(containing its sign), then in total they require b ·∑
n
|M(n)|
bits. For VLSI implementations, that could take a significant
amount of circuit area. It also leads to high energy consump-
tion due to the intensive manipulation (reading/writing) of
those memory cells at each iteration, two writing operations
for each cell by the original min-sum algorithm.
Our simplification comes from the following observation
of the check node messages L(k)mn computed at the horizontal
scan. The check node messages L(k)mn is computed using (1)
or (3). For the check node messages L(k)mn of the same check
node m, all have the same absolute value except one. The first
absolute value is the minimal absolute value of |L(k−1)mn |s, for
the same m. The second absolute value is the second minimal
absolute value of |L(k−1)mn |s. This observation is quite obvious.
Dr. Guilloud also mentioned in his thesis [12] (section 4.1.2)
that two messages need to be saved for each parity-check
equation. This paper offers the detail of exploring this unique
characteristic to possibly cut down the memory usage of the
single-scan min-sum algorithm further.
To be more specific, for the check node messages L(k)mn of
the same check node m, let A(k)m be the first absolute value,
A(k)m ≡ min
n∈N (m)
|L(k)mn| .
From Eq. (1), we have
A(k)
m
= min
n∈N (m)
|Z(k−1)
mn
| ,
which is the minimal value of |Z(k−1)mn |s of the same check
node m.
Let B(k)m be the second absolute value,
B(k)m ≡ max
n∈N (m)
|L(k)mn| ,
and let n˜(k)m be the position of L(k)mn of the second minimal
absolute value,
n˜(k)m ≡ arg max
n∈N (m)
|L(k)mn| .
From Eq. (1), we have
n˜(k)m = arg min
n∈N (m)
|Z(k−1)mn | .
That is, the position of L(k)mn of the second minimal absolute
value B(k)m , n˜(k)m , is at the position of Z(k−1)mn of the minimal
absolute value.
From Eq. (1), we also have
B(k)
m
= min
n∈N (m)\n˜
(k)
m
|Z(k−1)
mn
| ,
which is the second minimal value of |Z(k)mn|s of the same
check node m.
Hence, for the check node messages L(k)mn of the same check
node, to save memory, we only need to store the two absolute
values, the position of the first one, and the signs of L(k)mn.
Let the sign of L(k)mn be s(k)mn, s(k)mn = sgn(L(k)mn). Let
f(A,B, n, n˜) be a function defined as
f(A,B, n, n˜) =
{
B, if n = n˜;
A, otherwise.
The check node message L(k)mn can be recovered from its sign
s
(k)
mn, the two absolute values, A(k)m and B(k)m , and the position
n˜
(k)
m as
L(k)
mn
= s(k)
mn
f(A(k)
m
, B(k)
m
, n, n˜(k)
m
) .
In the single-scan min-sum algorithm presented in the
previous section, substituting the computation of L(k)mn by the
computation of s(k)mn, A(k)m , B(k)m , and n˜(k)m , we have a memory
efficient version of the single-scan min-sum algorithm.
Initialization : A(0)m = B(0)m = n˜(0)m = 0, s(0)mn = sgn(L(0)n ).
Horizontal scan (check node update rule) :
Z(k)n = Z
(0)
n ,
L(k−1)
mn
= s(k−1)
mn
f(A(k−1)
m
, B(k−1)
m
, n, n˜(k−1)
m
) ,
L(k)
mn
=
∏
n
′∈N (m)\n
sgn(Z(k−1)
n
− L
(k−1)
mn
′ )×
min
n
′∈N (m)\n
|Z(k−1)
n
− L
(k−1)
mn
′ | ,
Z(k)
n
+ = L(k)
mn
,
A(k)m = min
n∈N (m)
|L(k)mn| , (4)
B(k)m = max
n∈N (m)
|L(k)mn| , (5)
n˜(k)m = arg max
n∈N (m)
|L(k)mn| ,
s(k)
mn
= sgn(L(k)
mn
) .
Decoding : xˆ(k)n = 0, if Z(k)n > 0; xˆ(k)n = 1, otherwise.
In the memory efficient version of the single-scan min-sum
algorithm, the previous check node messages L(k−1)mn of the
check node m are computed on fly and stored as temporary
data during the computation of check node messages L(k)mn of
the same check node m. s(k)mn, A(k)m ,B(k)m , n˜(k)m , and Z(k)n are
persistent data stored in memory.
The single-scan min-sum algorithm is fully equivalent to the
original min-sum algorithm. To modify the single-scan min-
sum algorithm to be equivalent to the normalized min-sum
algorithm, Eq. (4) and Eq. (5) should be changed to
A(k)m = λk min
n∈N (m)
|L(k)mn|,
B(k)m = λk max
n∈N (m)
|L(k)mn|.
where λk is a constant at iteration k satisfying 0 < λk < 1.
To modify the single-scan min-sum algorithm to be equiv-
alent to the offset min-sum algorithm, Eq. (4) and Eq. (5)
should be changed to
A(k)
m
= max( min
n∈N (m)
|L(k)
mn
| − β, 0),
B(k)m = max( max
n∈N (m)
|L(k)mn| − β, 0) ,
where β is a constant, satisfying β > 0.
VI. SUMMARY
This paper presents the single-scan min-sum algorithm as a
simplified version of the original (normalized/offset) min-sum
algorithm for decoding LDPC codes. It merges the horizontal
scan and the vertical scan in the original min-sum algorithm
into a single horizontal scan. A memory efficient version of
the single-scan min-sum algorithm is also presented where
the check node messages of each check node are stored
using their signs together with two of the messages of the
minimal absolute values. All the simplifications are applicable
for decoding binary LDPC codes.
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